Area and Energy Optimizations in ASIC Implementations of AES and PRESENT Block Ciphers