I/O Design And Core Power Management Issues In Heterogeneous Multi/Many-Core System-On-Chip