Delay-Based Sram Control Logic In Openram