Process Variation-Aware Timing Optimization With Load Balance Of Multiple Paths In Dynamic And Mixed-Static-Dynamic Cmos Logic