An Efficient Vhdl Description And Hardware Implementation Of The Triple Des Algorithm