A New Architecture For Adaptive Digital Logic